

Our Docket No.: 51876P562  
Express Mail No.: EV 339916533US

UTILITY APPLICATION FOR UNITED STATES PATENT  
FOR  
DATA OUTPUT BUFFER CAPABLE OF CONTROLLING DATA VALID WINDOW IN  
SEMICONDUCTOR MEMORY DEVICES

Inventor(s):  
Young-Jin Jeon

Blakely, Sokoloff, Taylor & Zafman LLP  
12400 Wilshire Boulevard, 7th Floor  
Los Angeles, CA 90025  
Telephone: (310) 207-3800

DATA OUTPUT BUFFER CAPABLE OF CONTROLLING DATA VALID WINDOW  
IN SEMICONDUCTOR MEMORY DEVICES

Field of the Invention

5

The present invention relates to a data output buffer in semiconductor memory devices, and more particularly to a data output buffer capable of adjusting the data valid window in semiconductor memory devices.

10

Background of the Invention

15

Various loads including output pads, off-chip loads, and measuring apparatuses, reaching about 50pF in sum, are externally connected with a chip. So, a specially designed buffer, also called as output driver, instead of a conventional buffer is needed in order to drive these high loads.

20

Fig. 1 is a circuit diagram showing a data output buffer circuit according to the related art. Fig. 2 is a timing diagram which shows the data output pulses upon a Read command in a double data rate (DDR) synchronous dynamic random access memory (SDRAM) employing the output buffer of Fig. 1.

25

Referring to Fig. 1, the data output buffer circuit according to the related art includes: a latch 10 for holding 'NETUP1' and 'NETDN1', which are output data of data control circuits within a chip; a data out driver 30 for outputting

amplified data; and a data out pre-driver 20 for driving the data out driver 30.

On the other hand, the 'NETUP1' and 'NETDN1' signals mentioned above can be viewed as pull-up and pull-down control signals respectively. 'NETUP1' and 'NETUP2' each other have different logic values owing to the inverter INV. 'NETDN1' and 'NETDN2' have the same logic values.

From now on, the behavior of the output buffer circuit having the structure mentioned above is explained with reference to Fig. 2.

As shown in Fig. 2, when a DRAM Read command is given with reference to an external clock input CLK, data are outputted through the data output buffer circuit after the CAS latency.

While the data are not outputted, the 'NETUP2' node maintains 'logic high' (hereinafter, referred to as H), the power source voltage level VDD, and also the 'NETUP2' node maintains 'logic low' (hereinafter, referred to as L), the ground voltage level VSS, so as to disable both a PMOS transistor 30a and an NMOS transistor 30a, and cause the output DQ to maintain high impedance state (hereinafter, referred to as Hi-Z). On this occasion, Hi-Z corresponds to the half of the power source voltage level, namely 'VDD/2' level. During this time, the data control circuits output logic L to both 'NETUP1' and 'NETDN1'.

When the output DQ is desired to be logic H, the data control circuits set logic H and L to 'NETUP1' and 'NETDN1'

respectively so as to set logic L to both 'NETUP2' and 'NETDN2'. When the output DQ is desired to be logic L, the data control circuits set logic L and H to 'NETUP1' and 'NETDN1' respectively so as to set logic H to both 'NETUP2' and 'NETDN2'.

On the other hand, as shown in Fig. 2, when data are outputted by a Read command, the first data output D0, starting from Hi-Z, is outputted earlier than the consecutive data outputs D1, D2, and D3. In particular, the fact that the first data output D0 is outputted early with reference to the external clock CLK can result in errors at high speed interfaces.

Fig. 3 is a timing diagram showing the AC timing of the Read operation of a DDR SDRAM employing the related art output buffer circuits.

Referring to Fig. 3, in reality it is difficult for the Read operation of the DDR SDRAM to meet the 'tLZ' specification, the data out impedance time from CLK, in data specifications for a systems company.

As explained above, the fact that the first data output is outputted early in the related art output buffer circuits leads to the difficulty in the satisfaction of the 'tLZ' specification, namely +/-700ps. To solve this problem, namely to meet the 'tLZ' specification, trying to delay the output of the data output buffer for an arbitrary time toward the positive direction with reference to the external clock CLK leads to another difficulty in the satisfaction of the skew

specification 'tAC', the data out access time from CLK, namely +/-700ps.

### Summary of the Invention

5

The primary objective of the present invention, to overcome the problem mentioned above, is to provide a data output buffer capable of preventing the phenomenon of a wide data valid window caused from early outputting of the first output data during data output operations.

In order to achieve this objective, the present invention provides a data output buffer circuit in a semiconductor memory device which includes: a driving part for receiving pull-up and pull-down control signals and driving a data output terminal with a voltage level corresponding to data read from a memory cell; and a controlling part for supplying the driving part with control signals to delay the first output of the read data for a designated delay time, and to cause the output of the driving part to retain Hi-Z during the designated delay time.

In addition, in order to achieve this objective the present invention provides a data output buffer circuit in a semiconductor memory device which comprises: a latch part for holding pull-up and pull-down control signals corresponding to data read from a memory cell; a data out driver for amplifying and outputting the output of the latch part; and a controlling part for supplying the latch part with control signals to

delay the first output of the read data for a designated delay time, and to cause the output of the data out driver to retain Hi-Z during the designated delay time.

In the related art, the first data output coming early results in an error of the 'tLZ' specification. In the circuit of Fig.1, this error can be corrected by setting logic H to the NETUP2 node and logic L to the NETDN2 for a designated time upon the output of the first data.

Using this reasoning the present invention generates the data out enable signal by delaying the external Read command, and allows the internal data to be outputted out only when this signal is logic H, and thereby prevents the phenomenon of the wide data valid window of the first data.

#### Brief Description of the Drawings

The above objectives and features of the present invention will become apparent from the following description of preferred embodiments given in conjunction with the accompanying drawings, in which:

Fig. 1 is a circuit diagram showing a data output buffer circuit according to the related art;

Fig. 2 is a timing diagram that shows data output pulses upon a Read command of a DDR SDRAM employing the output buffer circuit of Fig. 1;

Fig. 3 is a timing diagram showing the AC timing of the Read operation of a DDR SDRAM employing the related art output

buffer circuit;

Fig. 4 is a circuit diagram showing a data output buffer capable of adjusting the data window in accordance with an embodiment of the present invention; and

5 Fig. 5 is a timing diagram showing the AC timing of the Read operation of a DDR SDRAM employing the output buffer circuit of Fig. 4.

#### Detailed Description of the Preferred Embodiments

10

Hereinafter, with reference to the accompanying drawings, preferred embodiments of the present invention will be explained in detail.

15 Fig. 4 is a circuit diagram showing a data output buffer capable of adjusting the data window in accordance with an embodiment of the present invention. Fig. 5 is a timing diagram showing the AC timing of the Read operation of a DDR SDRAM employing the output buffer circuit of Fig. 4.

20 To overcome the problem mentioned before by reducing the 'tLZ' time, an embodiment of the present invention includes circuits for maintaining Hi-Z, namely VDD/2 voltage level, of the output of the output buffer.

When semiconductor memory circuits generate Read commands, the data output buffer circuit of the present invention generates a data out enable (hereinafter, DOE) 25 signal using these Read commands. In other words, the DOE signal maintains logic H for the output data burst length upon

the Read command, while it maintains logic L before the Read command.

The DOE\_DELAY signal and complemented DOEB\_DELAY signal thereof, DOE signals delayed by designated time duration, are generated through a delay part having a fine adjustment capability, and determine whether to permit the outputting of internal data of a chip into a latch part.

Referring to Fig. 4, the data output buffer circuit of the present invention includes a driving part 200 and a control part 100. The driving part receives pull-up and pull-down control signals IN1 and IN2, and drives data output terminals with voltage levels corresponding to the read data from memory cells. The control part 100 provides the driving part 200 with the DOE\_DELAY control signal, which delays the first output data read from the memory cells by a designated amount of time so as to maintain Hi-Z of the output of the driving part for the delayed time duration.

On this occasion, the two input signals IN1 and IN2 are termed to as pull-up and pull-down control signals respectively. In driving the terminal of the driving part 200, logic H value of the IN1 signal pulls up DQ to logic H; logic L value of the IN2 signal pulls down DQ to logic L; and the simultaneous logic L values of the IN1 and IN2 signals maintain Hi-Z of DQ.

As an example, the pull-up and pull-down control signals IN1 and IN2 can be considered to be signals provided by a data control circuit (not shown) to output the data read from



memory cells. This data control circuit is used to provide the data output buffer with the data come via a pipe latch of a semiconductor memory device, and generates the two input signals IN1 and IN2 in accordance with the read data from the memory cells so as to set logic H to DQ in case of logic H of the read data.

Hence, it can be said that in case of a DDR SDRAM this data control circuit includes two differential amplifiers responding to and being synchronized with the rising and falling edges of a clock pulse respectively, and each differential amplifier has two output signals.

The controlling part 100 plays a role to delay the first data output read from memory cells so as to satisfy the 'tLZ' specification, the data out impedance time from CLK, through finely adjusting the DOE signal. The DOE signal maintains logic H during the time when DQ, the output of the driving part 200, is requested to maintain Hi-Z, and maintains logic L during the output time of the read data.

In addition, the controlling part 100 includes a delaying subpart 110 and a switching subpart 120. The delaying subpart 110 generates the DOE\_DELAY signal so as to satisfy the 'tLZ' specification by delaying the DOE signal. The switching subpart 120 controls the behavior of DQ by switching the inputs to the input terminals NETUP1 and NETDN1 of the driving part 200. The input terminals of the driving part 200 can take logic values either from the delaying subpart 110 for maintaining Hi-Z of DQ, namely both logic L, in response to

the DOE\_DELAY signal or from other input signals IN1 and IN2 for letting the value of DQ to change according to signals IN1 and IN2.

The delaying subpart 110 is composed of a chain of  
5 inverters, and a delay of two inverters is the minimum unit delay. The delaying subpart 110 includes at least two unit delaying subparts 111 and 112, and controls the amount of delay by changing the number of levels of the unit delaying subpart 111 and 112.

10 Two serially connected unit delaying subparts 111, 112 have two outputs: a 2-level delayed output 'OUT2' and a 4-level delayed output 'OUT1'. On this occasion, the DOE\_DELAY signal is generated by delaying the DOE signal in order to finely adjust the 'tLZ' time, the data out access time from  
15 CLK/CLKB, and the delay time of a 2-level inverter is less than or equal to 100ps in general.

The switching subpart 120 includes: an inverter for generating the output DOEB\_DELAY signal by complementing the input DOE\_DELAY signal; and a switching transistor N1 taking  
20 the DOE\_DELAY signal as gate input, one side thereof connected to the ground voltage terminal VSS, and the other side thereof commonly connected to the two input terminals NETUP1 and NETDN1 of the driving part 200. In the present embodiment, for illustration, an NMOS transistor is used for the switching  
25 transistor N1.

On the other hand, although the switching transistor N1 is commonly connected to the two input terminals of the

driving part 200, more specifically a latch subpart 210, for illustration in Fig. 4, it is possible that the switching transistor N1 takes the DOE\_DELAY signal as common gate input, one side thereof is connected to the ground voltage terminal VSS, and the other side thereof is separately connected to the different input terminals of the latch subpart 210.

The driving part 200 includes a latch subpart 210, an inverter INV, a data out pre-driver 220, and a data out driver 230. The latch subpart 210 holds the two input signals IN1 and IN2 from the data control circuits in order to output the read data from memory cells through the data out driver 230. The inverter INV complements one, corresponding to the NETUP1 node, of the two output signals of the latch subpart 210. The data out pre-driver 220 takes as inputs a complemented and a non-complemented output from the latch subpart 210, and drives the data out driver 230. The data out driver 230 amplifies the data transferred through the data out pre-driver 220 and outputs the amplified data.

The latch subpart 210 consists of a first latch subpart 211 and a second latch subpart 212. The first latch subpart 211 between the NETUP1 node and the inverter INV is composed of two inverters cross-coupled together in a manner where the output of one is connected to the input of the other. The second latch subpart 212 between the NETDN1 node and the data out pre-driver 220 is composed of two inverters cross-coupled together in a manner where the output of one is connected to the input of the other.

As mentioned earlier, in the present invention, the DOE\_DELAY signal is obtained by delaying the DOE signal generated by external Read commands. The internal data can be externally outputted only when this DOE\_DELAY signal is logic H, and thereby the phenomenon of the wide data valid window of the first data output is prevented. On this occasion, it is possible to adjust the amount of delay by changing the number of inverters, namely number of levels, within the unit delaying subpart 101 or 102.

On the other hand, in addition to this change of the number of inverters, the amount of delay can also be adjusted by changing a metal option corresponding to the uppermost layer in semiconductor processes.

Although the latch subpart 210 between the NETUP1 node and the inverter INV is explained here using the two cross-coupled inverters, it can be composed using various combinations including flip-flops.

Hereinafter, the behavior of the output buffer circuit in accordance with the present invention having the above mentioned structure is explained in detail with reference to Fig. 5.

The delayed DOE signal is outputted as two types of signal: DOE\_DELAY and DOEB\_DELAY. During the interval when DQ of the data output buffer is requested to maintain Hi-Z, the DOEB\_DELAY signal is needed to take logic H; in other words, the DOE\_DELAY signal is needed to take logic L.

If the DOE\_DELAY signal takes logic H, the DOEB\_DELAY

signal takes logic L, and the NMOS transistor N1 turns off. This causes NETUP1 and NETDN1 to take the levels of the input signals IN1 and IN2, and so the data output buffer behaves according to the following Table 1.

5

Table 1

NETUP1	NETDN1	NETUP2	NETDN2	DQ
H	L	L	L	H
L	H	H	H	L
L	L	H	L	Hi-Z
H	H	L	H	illegal

If the DOE\_DELAY signal takes logic L, the DOEB\_DELAY signal takes logic H, and the NMOS transistor N1 turns on. This causes NETUP1 and NETDN1 to take logic L.

10

If NETUP1 and NETDN1 take logic L, NETUP2 takes logic H, NETDN2 takes logic L, and both P1 and N2 turn on. So, DQ maintains Hi-Z.

15

As discussed before, it is desirable to maintain this high impedance state of DQ so as to satisfy the 'tLZ' specification. Hence, this high impedance interval of DQ is adjusted by changing the number of levels of the unit delaying subpart 111 and 112, and then by making the DOE\_DELAY signal take logic H DQ is outputted in response to the input signals IN1 and IN2.

20

Hereinafter, the behavior of the output buffer circuit is explained with reference to Table 1.

As mentioned above, after designated amount of delay of the first data output, when the read data from the memory cell

is logic H, the pull-up and pull-down control signals IN1 and IN2, inputted to the NETUP1 and NETDN1 nodes from external control circuits, take logic H and logic L respectively. During this time, because both NETUP2 and NETDN2 take logic L,  
5 N2 turns off and P1 turns on. So, the VDD level, namely logic H, is outputted through DQ.

When the read data from the memory cell is logic H, the pull-up and pull-down control signals IN1 and IN2, inputted to the NETUP1 and NETDN1 nodes from external control circuits,  
10 take logic L and logic H respectively. During this time, because both NETUP2 and NETDN2 take logic H, N2 turns on and P1 turns off. So, the VSS level, namely logic L, is outputted through DQ.

On the other hand, it is necessary to set logic L to both NETUP1 and NETDN1 to maintain Hi-Z of DQ. If both NETUP1 and NETDN1 nodes take logic H, the output of DQ is illegal, i.e. nonexistent.

As a result, by generating the DOE\_DELAY signal from the DOE signal through delay, the output time of the first data  
20 output can be finely adjusted as indicated by the thick arrow in Fig. 5.

In the present embodiment, as mentioned above, the maintenance of Hi-Z of data needs logic L of the DOE signal, and the outputting of data needs logic H of the DOE signal.  
25 The same behavior can be obtained using the opposite logic values if the NMOS transistor N1 in the switching subpart 120 is replaced by a PMOS transistor.

Accordingly, in the data output buffer circuit of the present invention the 'tLZ' specification and the 'tAC' specification, data out access time from CLK/CLKB, can be separately adjusted.

5 In the related art, referring back to the timing diagram of Fig. 3, if all data outputs are delayed by delaying the internal data output in order to meet the 'tLZ' specification, the 'tLZ' specification of the first data D0 can be met. But, it is difficult to satisfy the consecutive 'tAC' specification  
10 owing to the + directional skew from the reference clock CLK.

The present invention, however, as shown in Fig. 5, can not only meet the 'tAC' specification, difficult to be satisfied in high speed interfaces like DDR SDRAM, but also finely adjust the 'tLZ' specification.

15 In addition, a typical DRAM module consists of 8 to 16 DRAM chips, and narrowing or widening the window of output pulse in a DRAM chip can negatively affect operations of the other chips. So, the fine adjustments of the data valid window contribute to the enhancement of normal operations of a DRAM  
20 module.

Although the preferred embodiments of the present invention have been disclosed for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing  
25 from the scope and spirit of the invention as disclosed in the accompanying claims.

Accordingly, as explained above the present invention

makes it possible not only to satisfy the data access time, the 'tAC' specification, but also to finely adjust the data output time from a reference clock, 'tLZ'. Consequently, the present invention can greatly enhance the performance of the

5 data output buffer circuit.